An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

T. Poonnen; A. T. Fam

doi:10.1109/ICM.2003.238420

An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

T. Poonnen
, A. T. Fam

Department of Electrical Engineering

SUNY Buffalo

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

3 Scopus citations

Abstract

In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients with arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18 micrometer single poly six metal layer CMOS process using state-of-art VLSI EDA tools. A control algorithm to configure the proposed implementation scheme is discussed.

Original language	English
Title of host publication	Proceedings of the 15th International Conference on Microelectronics, ICM 2003
Publisher	Institute of Electrical and Electronics Engineers Inc.
Pages	93-96
Number of pages	4
ISBN (Electronic)	9770520101
DOIs	https://doi.org/10.1109/ICM.2003.238420
State	Published - 2003
Event	15th International Conference on Microelectronics, ICM 2003 - Cairo, Egypt Duration: Dec 9 2003 → Dec 11 2003

Publication series

Name	Proceedings of the International Conference on Microelectronics, ICM
Volume	2003-January

Conference

Conference	15th International Conference on Microelectronics, ICM 2003
Country/Territory	Egypt
City	Cairo
Period	12/9/03 → 12/11/03

Keywords

CMOS process
Computer architecture
Electronic design automation and methodology
Field programmable gate arrays
Finite impulse response filter
Multicast algorithms
Optimal control
Switches
Transfer functions
Very large scale integration

Access to Document

10.1109/ICM.2003.238420

Cite this

Poonnen, T., & Fam, A. T. (2003). An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. In Proceedings of the 15th International Conference on Microelectronics, ICM 2003 (pp. 93-96). Article 1287730 (Proceedings of the International Conference on Microelectronics, ICM; Vol. 2003-January). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICM.2003.238420

Poonnen, T. ; Fam, A. T. / An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. Proceedings of the 15th International Conference on Microelectronics, ICM 2003. Institute of Electrical and Electronics Engineers Inc., 2003. pp. 93-96 (Proceedings of the International Conference on Microelectronics, ICM).

@inproceedings{96d64f4fe0b244b8b67ba0ec3f505231,

title = "An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach",

abstract = "In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients with arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18 micrometer single poly six metal layer CMOS process using state-of-art VLSI EDA tools. A control algorithm to configure the proposed implementation scheme is discussed.",

keywords = "CMOS process, Computer architecture, Electronic design automation and methodology, Field programmable gate arrays, Finite impulse response filter, Multicast algorithms, Optimal control, Switches, Transfer functions, Very large scale integration",

author = "T. Poonnen and Fam, \{A. T.\}",

note = "Publisher Copyright: {\textcopyright} 2003 ICM.; 15th International Conference on Microelectronics, ICM 2003 ; Conference date: 09-12-2003 Through 11-12-2003",

year = "2003",

doi = "10.1109/ICM.2003.238420",

language = "English",

series = "Proceedings of the International Conference on Microelectronics, ICM",

publisher = "Institute of Electrical and Electronics Engineers Inc.",

pages = "93--96",

booktitle = "Proceedings of the 15th International Conference on Microelectronics, ICM 2003",

address = "United States",

}

Poonnen, T & Fam, AT 2003, An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. in Proceedings of the 15th International Conference on Microelectronics, ICM 2003., 1287730, Proceedings of the International Conference on Microelectronics, ICM, vol. 2003-January, Institute of Electrical and Electronics Engineers Inc., pp. 93-96, 15th International Conference on Microelectronics, ICM 2003, Cairo, Egypt, 12/9/03. https://doi.org/10.1109/ICM.2003.238420

An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. / Poonnen, T.; Fam, A. T.
Proceedings of the 15th International Conference on Microelectronics, ICM 2003. Institute of Electrical and Electronics Engineers Inc., 2003. p. 93-96 1287730 (Proceedings of the International Conference on Microelectronics, ICM; Vol. 2003-January).

Research output: Chapter in Book/Report/Conference proceeding › Conference contribution › peer-review

TY - GEN

T1 - An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

AU - Poonnen, T.

AU - Fam, A. T.

PY - 2003

Y1 - 2003

N2 - In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients with arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18 micrometer single poly six metal layer CMOS process using state-of-art VLSI EDA tools. A control algorithm to configure the proposed implementation scheme is discussed.

AB - In this paper, we propose an optimal VLSI implementation for a class of programmable FIR filters with binary coefficients, whose architecture is based on a parameterized divide and conquer approach. The proposed design is shown to be easily extendable to FIR filters with multibit coefficients with arbitrary sign. The area efficiency achieved in comparison to direct form realization is demonstrated by VLSI implementation examples, synthesized in TSMC 0.18 micrometer single poly six metal layer CMOS process using state-of-art VLSI EDA tools. A control algorithm to configure the proposed implementation scheme is discussed.

KW - CMOS process

KW - Computer architecture

KW - Electronic design automation and methodology

KW - Field programmable gate arrays

KW - Finite impulse response filter

KW - Multicast algorithms

KW - Optimal control

KW - Switches

KW - Transfer functions

KW - Very large scale integration

UR - https://www.scopus.com/pages/publications/84945244057

U2 - 10.1109/ICM.2003.238420

DO - 10.1109/ICM.2003.238420

M3 - Conference contribution

AN - SCOPUS:84945244057

T3 - Proceedings of the International Conference on Microelectronics, ICM

SP - 93

EP - 96

BT - Proceedings of the 15th International Conference on Microelectronics, ICM 2003

PB - Institute of Electrical and Electronics Engineers Inc.

T2 - 15th International Conference on Microelectronics, ICM 2003

Y2 - 9 December 2003 through 11 December 2003

ER -

Poonnen T, Fam AT. An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach. In Proceedings of the 15th International Conference on Microelectronics, ICM 2003. Institute of Electrical and Electronics Engineers Inc. 2003. p. 93-96. 1287730. (Proceedings of the International Conference on Microelectronics, ICM). doi: 10.1109/ICM.2003.238420

An area-efficient VLSI implementation for programmable FIR filters based on a parameterized divide and conquer approach

Abstract

Publication series

Conference

Keywords

Access to Document

Other files and links

Fingerprint

Cite this